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[57l ABSTRACT 
Redundant operation of counter modules is maintained 
by detecting the zero state of each counter and clearing 
the other to that state, thus periodically resynchronizing 
the counters, hnd obtaining an output from both count- 
ers through AC coupled diode-OR gates. Redundant 
operation of counter flip-flops is maintained in a similar 
manner, and synchronous operation of redundant 
squarewave clock generators of the feedback type is 
effected by connecting together the feedback inputs of 
the squarewave generators throlugh a coupling resistor, 
and obtaining an output from both generators through 
AC coupled diode-OR gates. 
18 Claims, 5 Drawing Figures 
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tuted module. Consequently, arrangements which pro- 
vide for periodic cross-resetting of redundant counter 
modules are important. 
SUMMARY OF THE INVENTION 
In accordance with one feature of the invention, a 
simple and very reliable arrangement of redundant 
counter modules is provided with cross-coupled circuits 
which effects resetting of each module by the other 
module on a periodic basis so that the outputs of the 
redundant counter modules are always in the same state. 
This ensures continuance of sequential counting despite 
counter module substitution. Briefly that is accom- 
plished by providing a clear input terminal to each 
redundant counter module that is held at an inactive 
logic level (Vcc) through bias resistors. Each module 
has an OR gate AC coupled to the output terminals 
thereof by differentiating circuits to produce a transi- 
tion (1 to 0) at the output of thle OR gate when the 
counter module enters the zero-count state. The output 
of the OR gate is AC coupled to the other module, or 
modules, to provide synchronization between counter 
modules on a periodic basis. A bank of AC coupled 
diode-OR gates couple the respective output of the 
redundant counters to respective output terminals. 
Each flip-flop of each redundant counter module may 
be provided with a redundant flip-flop in parallel with 
cross-coupled circuits which effects resetting of each 
redundant flip-flop by the other so that the outputs of 
the redundant flip-flops are always in the same state. 
For such redundancy of synchronous counter modules 
with high reliability, the clock pulse applied to the 
counter modules is derived from redundant clock pulse 
generators in a cross-feedback arrangement which 
forces frequency and phase synlchronization so that 
when one of the modules fails, the frequency and phase 
of the output clock drive signal is unaffected. This is 
accomplished by connecting the inputs of feedback 
squarewave generators together through at least one 
high value cross-feedback register. Should one module 
fail, only the output signal from the survivor will be 
transmitted as the clock drive through AC coupled 
diode-OR gates. For greater reliability, the load resistor 
of each diode-OR gate, and the cross-feedback resistor, 
are provided with a redundant resistor in parallel. Ac- 
tive redundancy is thus achieved in the counter modules 
and the clock pulse generator as well without any sub- 
stantial effect on clock pulse frequency and phase. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF T'HE DRAWINGS 
FIG. 1 illustrates a circuit for an improved redundant 
operation of counter modules. 
FIG. 2 illustrates a circuit for improved redundant 
operation of flip-flops. 
FIG. 3 illustrates a circuit for improved redundant 
operation of clock pulse generators of the feedback 
squarewave type. 
FIG. 4 illustrates signal waveforms useful in under- 
standing the operation of FIG. 3. 
FIG. 5 illustrates a variation of the circuit of FIG. 3 
for improved redundant operation of clock pulse gener- 
ators of the feedback squarewave type. 
REDUNDANT OPERATION OF COUNTER 
MODULES 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to improved redundant opera- 
tion of counter modules, and to redundant clock drivers 
and flip-flop modules for counter modules. Clock drive 
circuits control the frequency of operation in many 
electronic applications. Reliability of operation of such 
circuits is of extreme importance in certain of these 
applications. For example in aerospace applications in 
which solar or battery DC power is inverted to AC, it 
is obvious that failure of the clock drive circuit would 
be catastrophic. 
It is expected that such circuits will, in the not too 
distant future, be used in electric vehicle operation for 
inverting DC battery power to AC for more efficient 
power utilization and control. Thus, failure of the clock 
drive circuit would disable the inverter. If this hap- 
pened while the vehicle is in high speed traffic on an 
express highway, the consequences could be disastrous. 
Another near future use for such devices is expected 
to be found in the inversion of solar photovoltaic en- 
ergy to the equivalent of utility power for supplying the 
needs of homes in remote or isolated regions. It can be 
readily appreciated that inverter failure due to clock 
drive loss would result in AC power failure. Still other 
situations where reliability is of upmost importance will 
occur to those skilled in the art. 
Reliability is conventionally achieved by use of re- 
dundant modules. Any improvement in operation of 
such redundant arrangements which will provide more 
reliable operation is therefore of importance. One of the 
electronic elements frequently used with such clock 
drive circuits is the flip-flop circuit which is also subject 
to a high reliability requirement. 
Achievement of reliability has been attempted by 
using modules in a redundant arrangement with appro- 
priate switching to substitute an operative module for a 
failed module. Such arrangements have the undesirable 
characteristic that during the module substitution per- 
iod, passage of the clock drive through the module is 
interrupted until the operative module takes over from 
the failed module. That may take a number of clock 
periods, which in turn may upset the system utilizing 
the redundant modules. Arrangements which eliminate 
such interruptions are therefore important. 
Even with redundant clock drive circuits and redun- 
dant flip-flop modules, there may be a lack of reliable 
system operation if a counter in the system, which uses 
both clock pulses from the redundant clock drivers and 
redundant flip-flop modules, is not reliable. Achieve- 
ment of counter reliability has been attempted by using 
redundant arrangement of counter circuits with appro- 
priate switching to substitute an operative module for a 
failed module. However, unless such an arrangement 
provides for periodic synchronization of the count of 
each of the counter modules so that the count is contin- 
ued in true sequence on substitution of a failed module, 
the system may fail to operate properly with the substi- 
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DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring now to FIG. 1, redundant counter modules 
10, 12 are shown driven in parallel from the same clock 
source 14. For improved reliable operation, the count- 
ers are used in an arrangement in which each of the 
modules effects resetting of the other module on a peri- 
odic basis in order to achieve synchronization which 
ensures continued counting in the event of failure of one 
of the modules. Resetting is accomplished through AC 
coupled OR gates 16 and 18 connected to the clear 
input terminals of the respective counters 10 and 12. 
These counters have outputs QA, QE, Qc and QD repre- 
senting numbers in a binary system, or some other sys- 
tem, such as binary coded decimal (BCD) system. Al- 
though the counters are shown in an arrangement 
wherein each counts clock pulses, they may also be used 
in an arrangement wherein each synchronously counts 
events from the same source applied to input terminals 
in which case the input terminals are low except during 
the occurrence of an event. Otherwise both input termi- 
nals are held high at all times to simply count clock 
pulses. For counting events, a buffer flip-flop synchro- 
nously couples the event signal to the input terminals 
such that for each event that occurs the input terminals 
of both counters will be high for only one clock period 
in a manner well known to those skilled in the art. These 
buffer flip-flops may also be provided as redundant 
circuits in a manner analagous to the flip-flops of the 
counters, which will be described with reference to 
FIG. 2. 
Each of the OR gates 16 and 18 is AC coupled to the 
output terminals QA-QD of its associated counter by an 
RC differentiating circuit, such as the circuit comprised 
of a capacitor 20 and resistor 22 coupling the output 
terminal QD of counter 10 to one of four input terminals 
of the OR gate 16. The output terminals QA-QD of the 
counters 10 and 12 are coupled to respective output 
terminals A-D through AC coupled diode-OR gates, 
such as diode-OR gate comprised of diodes D1 and D2 
coupled to the QA output terminals of the counters 10 
and 12 by capacitors 24 and 26, and a redundant bias 
resistors 28 and 29 connected between output terminal 
A and circuit ground. The coupling capacitors and 
redundant bias resistors of a diode-OR gate form a dif- 
ferentiative circuit with a sufficiently long time constant 
to couple substantially square pulses for the rate of the 
clock pulses or events being counted. Diodes D3 and 
D4 clamp the anodes of the diodes D1 and D2 to circuit 
ground to reshape the pulse signals being passed by 
restoring zero (ground) reference for the pulses passed. 
This arrangement assumes logic 0 is a low (zero) signal, 
and logic 1 is a high (positive) signal. For the purpose of 
the following explanation it is assumed that a logic 0 or 
low level signal applied to the clear input terminals of 
counters resets all the counter outputs to the 0 or low 
state regardless of the clock state. Consequently, clear 
input terminals of both counters are normally held high 
by Vcc voltage applied through resistors 30 and 32. 
Thus, with V, applied, a low or negative going input is 
required to overcome the high on each clear input to 
effect resetting to the zero state. Note that access to the 
clear input terminals can be effected only through ca- 
pacitors 34 and 36, or through capacitors 38 and 40, and 
that consequently only a negative going pulse will offset 
the applied bias (Vcc) in a negative direction to reset a 
counter. Two series capacitors are employed to couple 
4 
the OR gate of one counter to the clear input of the 
other for greater reliability; a short in one of the two 
series capacitors will not cause a permanent clear signal 
to be transmitted. 
The network consisting of resistor 30 and capacitors 
34 and 36 differentiate the output of the OR gate 16 to 
produce a very narrow negative pulse at the moment all 
output terminals of the counter 10 go to logic 0 to clear 
the counter 12. Similarly the resistor 32 and capacitors 
10 38 and 40 differentiate the output of the OR gate 18 to 
produce a very narrow negative pulse at the moment all 
output terminals of the counter 12 go to logic 0 to clear 
the counter 10. The only time all input terminals to the 
OR gate 16, or the OR gate 18, are simultaneously low 
15 is when all the outputs of the counter 10, or the counter 
12, are low (logic 0). Thus, as either counter reaches a 
zero state of QA=O, QB=O, Qc=O and QD=O, the 
other counter is cleared, and thereby forced to the same 
state. In that manner the counters are periodically syn- 
20 chronized. The counter modules operate independently 
at all other times. 
In the event of total failure of one counter, the other 
counter will continue to operate normally, even if the 
one counter fails in the clear state. Thus, despite one 
25 point failure, or total failure, of one module, the entire 
system of which the counters are a part will operate 
normally. For greater reliability, the counters may be 
implemented with redundant flip-flop modules as will 
be described with reference to FIG. 2. The clock source 
30 14 coupled to the counters by isolating resistors 42 and 
44 may also be implemented as a high reliability redun- 
dant clock driver as will be described with reference to 
FIG. 3. 
Referring now to FIG. 2, redundant J-K flip-flops 46 
35 and 48 are shown driven in parallel by the same clock 
pulse. Other types of flip-flops, such as the T-type or the 
D-type may use the present invention to equal advan- 
tage. The clear input terminal of both flip-flops are 
normally held high by a voltage Vcc applied through 
40 resistors 50 and 52. Thus, with V, applied, a low or 
negative going input is required to overcome the high 
on each clear input to effect resetting to the clear (zero) 
state. As with the redundant arrangement of the count- 
ers (FIG. l), access to the clear input terminals can be 
45 effected only through capacitors 54 and 56, or through 
capacitors 58 and 60, and that consequently only a nega- 
tive going pulse can offset the applied bias V,. Again, 
two capacitors in series are employed for greater reli- 
ability. 
When either flip-flop is set to the zero state, it forces 
the other flip-flop to the same state by directly clearing 
it. In that manner, this novel interconnection between 
redundant flip-flop modules forces synchronization of 
modules. In the event of total failure of one flip-flop 
55 module, the other will continue to operate, thus effect- 
ing automatic substitution of modules on failure of one. 
The Q and Q outputs of the flip flops are coupled to 
respective output terminals 62 and 64 by diode-OR 
gates in the same manner the outputs of redundant 
60 counters in FIG. 1 are coupled to common output ter- 
minals. For example diodes D5 and Dg, and resistors 66 
and 67 form one diode OR gate for the Q output termi- 
nals to the redundant flip-flops 46 and 48. Coupling 
capacitors 68 and 70 function in the flip-flop modules in 
65 the same manner as coupling capacitors 24 and 26 in the 
counter modules (FIG. 1). 
When the redundant flip-flops of FIG. 2 are em- 
ployed in the counters shown in FIG. 1, it is necessary 
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for each flip-flop to also be connected to receive the indicated in solid lines in all foiur waveforms. Beginning 
negative spike signals applied to the counters to clear in the interval from time To to time TI,  the difference in 
them from the outputs of the differentiating circuits the signals becoming less on each half cycle, until syn- 
connected to the OR Gates 16 and 18. It would, of chronization is effected at time Tsyn, This is because the 
course, not be possible to simply connect the clear input 5 signal VB pulls down the signal VA at the input to in- 
terminal of the flip-flops 46 and 48 to the output of the verter module 72 to cause its signal VOA to switch from 
differentiating circuit connected to the OR gate 18, Vcc to 0 early at time TI. Then the signal vA pulls 
because a clear pulse originating with the operation of down the signal vB to cause its signal voB to switch 
the flip-flop 48, for example, Would then clear not only from 0 to Vcc late at time Tz. The process continues 
the flip-flop 46 but also all other flip-flops Of the 10 until at time T3 synchronizatiQn is reached. 
counter. This is prevented by buffer diodes D9 and DIO From the foregoing, it can be appreciated that either 
connecting the counter clear signal (negative Spike) to generator frequency can be higher or lower than the 
both The cathodes Of both diodes are nor- other, and as long as the difference in the frequencies is 
mally held at VCC through the resistor 32 (FIG. 11, as- not too great, synchronization will be effected. This 
cathode toward circuit ground potential, thus momen- other synchronization purposes in multiple module ar- 
values. Thus if one fails, the effect on the frequency of low. 
The organization and operation of a high reliability 20 the surviving module is minid. The effect of failure of 
redundant clock source will now be described with one of the modules on the output of the surviving mod- reference to FIGS. 3 and 4. The arrangement consists of ule is minimized by use of capacitors 92 and 94, and 
two squarewave generator 72 and 74y each diodes D7 and Ds in the output circuit of each module. 
made up of two inverter sections A and B with an RC These components an AC coupled clamping cir- 
section connected back to the input terminal of the gate comprised of diodes D9 and Dlo and resistors 96 other. Capacitor 76 and resistors 78 and 80 provide the 
loop for the inverter module 74. Redundant resistors 88 3o eliminates slight differences in the outputs of the mod- 
and 9o provide a feedback connection ofone module to ules which arise from threshold voltage differences of 
the inverter gates that make up the generators in each tkc other. 
Two resistors are employed for this feedback connec- 
suming the flip-flops ofFIG- 2 are in the counter lo of 15 feature actually simplifies setting the original frequen- 
FIG. 1. A counter clear cies of the paralleled generators, and may be useful for 
rangements. Resistors 88 and 90 are of high resistance 
drivers the 
tafily driving the input Of both flip-flops 
feedback loop from the 'lock Output terminal Of One 25 cuit which couples the squarewave forms to a diode-OR 
RC feedback loop for the module 72. Similarly, 
tor 82 and resistors 84 and 86 provide the RC feedback 
and 98. Two resistors are used for redundancy, and each 
may be On the Order Of lo This arrangement 
tion to ensure a connection on failure of a connection The clock drive output may not be sufficiently high 
through one resistor. Suitable values for one or both 35 because of the diode drops, or other reasons, to drive all 
resistors are from 500 to 1000 k ohms, or an equivalent the circuits which depend upon clock drive. This may 
resistance value. Frequency of operation is determined be Ov~~cOme by using addition,al inverter gates Or buff- 
by the RC time constant of the feedback loop in each ers, such as inverters 100 and 1102 for each module con- 
squarewave generator module. f i e  initial operating nected to the output of the diode-OR gate by resistors 
frequency of each redundant module is normally ad- 40 lO1 and l o 6 9  
justed to the desired frequency of clock operation FIG. 5 Shows a variation in which the square wave- 
within a specified tolerance which might be k 6  to IO%, form generators are composed of three inverter stages 
and thus one module might operate at 4.7 K H ~  and the in series in each inverter module 72' and 74' with feed- 
other might operate at 5.0 uz, as indicated in FIG. 4. back from the second and third inverters to the first 
To understand the operation of this redundant clock 45 instead of from the second and the first inverter. Every- 
source, consider the arrangement without the module thing else being the same, the Same reference n ~ ~ r a l s  
interconnection through resistor 88 or 90. Each genera- of FIG. 3 are applied to FIG. 4. 
tor then operates independently, asynchronously as Although Particular m h d h e n t s  of the invention 
indicated in FIG. 4 to the left of the vertical broken line have been described and illustrated herein, it iS recog- 
which is designated To. The waveforms voA and VoB 50 nized that modifications and variations may readily 
shown in FIG. 4 illustrate the square waveforms at the occur to those skilled in the art. It is therefore intended 
outputs of the inverter modules 72 and 74, respectively, that the claims be interpreted to cover such modifica- 
with the square waveforms initially out of synchroniza- tions and variations. 
tion. The waveforms VA and VB shown illustrate the 
shape of the square waveforms capacitively coupled to 55 
the feedback resistors 78, 80 and 84, 86, respectively. 
With the impedance interconnection shown, synchro- 
nized operation would be forced as indicated to the 
right of the vertical broken line TO. over a Deriod of 
What is claimed is: 
1. In a system having a plurality of multistage count- 
ers for operation in parallel to provide a counter output 
code representative of a plurality of states, including a 
state representing a count of zero, for continued opera- 
tion of said svstem in the event of failure of anv one 
perhaps one millisecond. Referring to FIG. 4,;he forc- 
ing signal of the upper module is VA and the forcing 
signal for the lower module is VB. In each case, the 
forcing function is exerted through feedback resistors 
80 and 86 and the interconnecting resistors 88 and 90. 
The waveform for these forcing signals are shown in 
dotted lines below the square wave clock pulses. It can 
be seen that the forcing signals VA and VB interact and 
have an effect on each other to produce the results 
60 counter, the combination comprising 
separate detecting means connected to each counter 
for detecting the zero state thereof, thus providing 
a number of detecting means equal to the number 
of counters, one detecting means for each counter, 
separate AC coupling means connected to each of 
said detecting means for setting to the zero state all 
others of said counters upon detecting said zero 
state in any one counter, 
65 
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two single set of output terminals for all stages of said 
counters, one terminal for each stage of one 
counter shared by corresponding stages of all other 
counters, and 
unidirectional AC coupling means coupling each 5 
terminal of said set of output terminals to corre- 
sponding stages of said counters, whereby contin- 
ued operation of any one counter will continue to 
provide a counter output code at said set of output 
2. The combination of claim 1 wherein said unidirec- 
tional AC coupling means is comprised of a circuit for 
each stage of each counter having a capacitor in series 
with a diode coupling each output terminal to a stage of 
a counter, and further comprised of a separate plurality l5 
of load resistors for each stage, said load resistors for 
each stage being connected in parallel between an out- 
put terminal and circuit ground. 
3. The combination of claim 1 wherein said separate 
AC coudine: means connected to each of said detecting 2o 
terminals. 10 
I I  
means is each comprised of a plurality of capacitors 
connected in series. 
4. The combination of claim 1 wherein each stage of 
said counters is comprised of a plurality of flip-flops 
operated in parallel to provide continued operation of 
said system in the event of failure of any one of said 
flip-flops, each one of said flip-flops having one output 
terminal AC coupled to all others of said flip-flops oper- 
ated in parallel to set all others to a predetermined state 
when said one is changed to said predetermined state, 
and unidirectional AC coupling means within the stage 
for coupling a corresponding output terminal of each of 
said flip-flops operated in parallel to a common one of 
said set of output terminals for said counters. 
5. The combination of claim 4 wherein said unidirec- 
tional AC coupling means within each stage is com- 
prised of a circuit for each flip-flop having a capacitor 
in series with a diode, and further comprised of a plural- 
ity of load resistors connected in parallel between said 
common one of said set of output terminals for said 
counters and circuit ground. 
6. The combination of claim 4 wherein the one output 
terminal of each flip-flop AC coupled to all others of 
said flip-flops is so coupled by a plurality of capacitors 
connected in series. 
7. The combination of claim 1 including a source of 
clock pulses for all of said counters operated in parallel, 
said source of clock pulses being comprised of a plural- 
ity of clock pulse generators operated in parallel, each 
having an output terminal for delivering clock pulses to 
a common output terminal, and means for continually 
forcing frequency and phase synchronization between 
said clock pulse generators so that if. one clock pulse 
source fails, the frequency and phase of clock pulses 
delivered to said common output terminal are unaf- 
fected. 
8. The combination of claim 7 wherein each of said 
plurality of clock pulse generators has a unidirectional 
AC coupling means for coupling the output terminal 
thereof to said common junction. 
9. The combination of claim 8 wherein each of said 
unidirectional AC coupling means for coupling the 
output terminals of said clock pulse generators to said 
common junction is comprised of a circuit having a 
capacitor and a diode connected in series and a plurality 
of load resistors connected in parallel between said 
common junction and circuit ground. 
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10. The combination of claim 7 wherein each of said 
plurality of clock pulse generators is comprised of a 
squarewave generator having an input terminal and an 
output terminal, and having an RC feedback circuit 
connected from said generator output terminal to said 
generator input terminal for continued oscillation, and 
resistance means connecting the input terminals of all 
squarewave generators to one another. 
11. The combination of claim 10 wherein said resis- 
tance means is comprised of a plurality of resistors con- 
nected in parallel from the input terminal of one square- 
wave generator to the input terminal of another square- 
wave generator. 
12. A high reliability clock pulse generator comprised 
of a plurality of clock pulse generators, each generator 
being a squarewave generator having an RC feedback 
circuit from an output terminal to an input terminal for 
continued oscillation at a frequency determined in part 
by the time constant of said RC feedback circuit, and 
resistance means connecting the feedback circuit of 
each squarewave generator to the input terminal of all 
other squarewave generators, wherein each of said 
clock pulse generators is comprised of two inverter 
sections in cascade, each section having an input termi- 
nal and an output terminal, and said RC feedback circuit 
is comprised of a capacitor and a series resistor between 
the output terminal of the second inverter section to the 
input terminal of the second inverter section. 
13. The combination of claim 12 including a second 
resistor connecting a junction between said capacitor 
and series resistor to the input terminal of the first in- 
verter section. 
14. The combination of claim 13 wherein said clock 
pulse generator includes a third inverter section be- 
tween the first and second inverter sections. 
15. In a digital system, the combination of a plurality 
of flip-flops operated in parallel to provide continued 
operation of said system in the event of failure of any 
one of said flip-flops, each one of said flip-flops having 
one output terminal AC coupled to all others of said 
flip-flops operated in parallel to place them in a prede- 
termined one of two states when it is changed to said 
predetermined state, and separate unidirectional AC 
coupling means coupling the corresponding output 
terminal of each of said flip-flops operated in parallel to 
a common output terminal. 
16. The combination of claim 15 wherein said unidi- 
rectional AC coupling means is comprised of a capaci- 
tor in series with a diode and a plurality of load resistors 
connected in parallel between said common output 
terminal and circuit ground. 
17. The combination of claim 15 wherein said one 
output terminal of each flip-flop AC coupled to all 
others of said flip-flops is so AC coupled by a plurality 
of capacitors connected in series. 
18. An arrangement of counters, each having a 
unique set of output terminals AC coupled to a set of 
common output terminals and all provided with cross- 
coupled circuits which effect setting of each counter to 
a predetermined state by each other counter entering 
said predetermined state on a periodic basis so that the 
counters are periodically resynchronized to insure con- 
tinuance of sequential counting despite failure of one 
counter wherein each respective counter has a clear 
input terminal and a bias resistor that holds the clear 
input terminal at an inactive logic level, and has a sepa- 
rate detecting gate with input terminals AC coupled to 
the respective counter output terminals by differentiat- 
4,2 13,064 
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ing circuits to produce a transition from one logic level counters on a periodic basis, and wherein each set of 
to another logic level at the output of the detecting gate output terminals of said counters is AC coupled to said 
when the counter enters the predetermined state, set of common output terminals by a plurality of AC 
wherein said arrangement further comprises means for coupled diode-OR gates, a separate diode-OR gate for 
AC coupling the output of the detecting gate of each 5 coupling each counter output terminal to the corre- 
counter to the clear input terminal of each other sponding one of the set of common output terminals. 
counter, thereby to provide synchronization between * * * * a  
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